Layout Tips for 12-Bit A/D Converter Application
ثبت نشده
چکیده
This Application Note originally started as a “cook book” for a true 12-bit layout. The assumption of this type of approach is that a reference design could be provided, which easily could be used for every layout implementation. But, the notion of this approach is fairly unrealistic. There are a multitude of successful ways to layout out systems with 12-bit Analog-to-Digital (A/D) Converters and each layout is highly dependent on the number of devices in the circuit, the types of the devices (digital or analog) and the environment that the final product will reside in. Given all of these variables, it could easily be demonstrated that one successful layout that provides twelve noise free bits from an analog signal may easily fail in another setting.
منابع مشابه
Design and Implementation of Low Power 12-Bit 100-MS/s Pipelined ADC Using Open-Loop Residue Amplification
In this paper a high speed, low power 12-bit, analog-to-digital converter in CMOS 0.13 micron technology that makes it suitable for UWB is designed and implemented. For designing the particular ADC a bottom up hierarchical method is adopted. First according to the specification, the design of aspect ratio of the transistors used in our design is done. There were many challenges throughout the d...
متن کاملA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کامل14-Bit 1MS/s Cyclic-Pipelined ADC
This paper presents a 14-bit cyclic-pipelined Analog to digital converter (ADC) running at 1 MS/s. The architecture is based on a 1.5-bit per stage structure utilizing digital correction for each stage. The ADC consists of two 1.5-bit stages, one shift register delay line, and digital error correction logic. Inside each 1.5-bit stage, there is one gain-boosting op-amp and two comparators. The A...
متن کامل13-bit GaAs serial-to-parallel converter with compact layout for core-chip applications
Design and characterization of a 13 bit serial-to-parallel converter in GaAs technology for smart antennas are presented. The circuit has been realized with NOR-based super-buffered enhancement/depletion logic, and optimized for a compact layout. The serial-to-parallel converter operates properly well above the 20 kHz design clock frequency.
متن کاملA Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme
This paper presents a self-test self-correction scheme for segmented current steering (CS) DACs. Prior art is critically analyzed. The new scheme improves the DAC linearity by improving the accuracy of the thermometer current sources. The algorithm, which controls the scheme, is described in details. A 12-bit CS DAC, with 6-6 segmentation, is implemented using the new scheme and algorithm. The ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999